

APOLLO Timing Scheme

1

The proposed APOLLO timing scheme utilizes the following equipment


- Control computer that drives laser (mirror), computes timing parameters, acquires data ^{via}
- True-time GPS-slaved clock @ 50-200 MHz, few ps jitter, 40 ns accuracy
- Bank of TDC Units: Phillips Sci. 7186 has 16 channels, 20 ps RMS jitter, 25 ps resolution, 12-bit
- Gating / Timing circuit, largely counter based, PAL-friendly, flexible

The scheme goes something like this:

- The computer, knowing when laser last fired, computes (looks up) distance to moon at that time (plus one-way delay) - varies by $\leq 3 \mu\text{s}/\text{sec}$ - & computes mirror rate & delay
 - The computer issues rate to mirror, loads delay into FIFO buffer
 - Resolver on mirror motor tells laser to fire
 - Fast Photodiode in or near laser senses fire; START to TDC; Resets photodiode counter and calibration gate counter. Next clock pulse STOPs TDC
 - After ~ 50 ns delay, gate counter hits preset value; Resets gate width counter, applies bias gate to APD, enables gate-width comparator
 - • Any detected photons START corresponding TDC channel
 - • Gate-width counter reaches prescribed count, shuts off APD bias, generates gate-stop logic pulse, Latches free-running, PPS, and photodiode counters
 - • Gate-stop logic AND clock provide common ~~STOP~~ STOP to TDC
 - • Gate-stop logic alerts computer to newly available data (TDC, latched counters)
 - Computer loads register with time for next gate, in units of free-running counter.
 - When free-runner reaches prescribed value, gate-width counter is reset, gate width comparator enabled, APD biased on. Double-bullet items followed from top-down
 - • Back to beginning bullet
-
- 1 PPS output of True-time clock resets the PPS 32-bit counter and latches the CPS (counts per second) ~~to~~ 32-bit counter. PPS enables determination of where within second events occur, and CPS serves to verify all clock pulses accounted


200 MHz clock

Fast Photodiode in laser




Cal. APD gate

gate-stop logic pulse



APD array signals






gate-stop logic pulse alerts computer to new data: computer gets all TDC outputs; reads registers: photodiode, free-runner, PPS, CPS, delay knob

Computer loads register with time for next gate, accounting for delay knob value (allows manual slow in time)

When free-running counter reaches prescribed count, gate width counter is reset, APD gate bias applied, followed by identical pattern as above

Additionally, the 1PPS output of the clock latches the CPS (counts per second) ^{counter (32-bit)} register, then resets the PPS & CPS counters (or lets the CPS free-run)

Need for 200 MHz goes away with this scheme & Phillips Sci 7187 TDC



The proposed control/timing scheme allows the following CONTROL OPTIONS:

- We can rotate the mirror at a speed such that the lunar return always arrives at the same time relative to laser pulses — say 20 ms after each firing (themselves 50 ms apart).

This is accomplished by dividing the round-trip time by 20 Hz, rounding to the nearest $N.4$ rotations ($N \sim 50$), re-computing the rate to feed to mirror.

For satellites, $N=0$, so we'll have to take what we're given — 2+ms for low-earth, 40+ms for LAGEOS.

- We can have a "knob slew" option that adds a manually variable delay to the return gate for rapid interactive searching (essential option)
- The computer can perform an automated temporal search by scanning the APD gate, covering as much as 2 μ s per second.
- Once acquired, the position of the return within the gate may be determined, and the gate position adjusted to always hold the return at approximately the same place within the gate.

This helps ensure that the APD response is uniform, and also results in smaller elapsed times for the TDC (if positioning near end of gate). I don't know if the latter is an important concern, but I could see how it might be.

- Auto-guiding is, of course, possible via our control computer. Focus assessment, beam divergence control are also possible.
- The multiple counters allow redundant timing checks. Even if we don't use the CPS counter, the combination of the PPS and free-running clocks counters gives us closure & verification of how many pulses are counted per second.

Incidentally, one needs 28 bits to count 2.5 seconds' worth of 100 MHz pulses.